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[571 ABSTRACT 
There is provided a digitally controlled first order hold 
circuit and waveform synthesizer for digitally control- 
ling the representation of a function over an approxima- 
tion interval. In accordance with the operation of the 
invention, the first order hold circuit and waveform 
generator receives a digital data input signal which 
contains initial condition data, up/down data, and slope 
data for the approximation interval. The initial condi- 
tion data is loaded into an up/down counter which is 
incremented using counting data at a rate depending on 
the value of the slope data and in a direction depending 
on the value of the up-down data. In order to minimize 
delays arising from data acquistion, two frequency syn- 
thesizer circuits are provided such that one frequency 
synthesizer provides counting data while the other fre- 
quency synthesizer receives slope data. During alternat- 
ing intervals, the other frequency synthesizer circuit 
provides counting data while the other circuit receives 
slope data. In addition, long length data input signals 
covering a plurality of approximation intervals are pro- 
vided to reduce the demands on a main system central 
processing unit. 
11 Claims, 9 Drawing Sheets 
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drift, temperature sensitivity, and performance during 
extreme environmental applications can be optimized. 
There also exists a need for a digitally controlled 
The invention described herein was made in the per- waveform synthesizer having a simple design which is 
formance of work under NASA Contract No. NASS- 5 useful for high speed data processing applications and 
29500 and is subject to the urovisions of Section 305 of which keeps the delay time for acquiring and processing 
DIGITAL FIRST ORDER HOLD CIRCUIT 
the National Aeronautics and Space Act of 1958, as 
amended, 42 U.S.C. 2457. 
BACKGROUND OF THE INVENTION 
The present invention relates to a digital first order 
hold circuit for digitally controlling the control voltage 
provided to a servo and like analog devices. The inven- 
tion also relates to circuits useful for waveform synthe- 
sis using digitally controlled approximation techniques 
and is especially useful in severe environmental applica- 
tions and where long duty service makes prolonged use 
of analog control devices infeasible. 
Waveform generators of the prior art include those 
which have used either analog or digital control tech- 
niques. Analog waveform generators are known which 
use a voltage controlled oscillator to generate an analog 
waveform. However, voltage controlled oscillators, 
and other analog components, have been susceptible to 
voltage drift, extreme ambient temperature sensitivity, 
and errors which increase with duty cycle and aging. 
As an example of a waveform generator using a voltage 
controlled oscillator, see U.S. Pat. No. 4,251,779 which 
describes a frequency synthesizer apparatus and method 
useful in ultrasonic imaging applications. 
Aside from the difficulties relating to analog synthe- 
sizers, digitally controlled waveform synthesizers typi- 
cally have been complex and accordingly expensive. 
For example, U.S. Pat. No. 4,326,173 discloses a phase 
locked loop circuit wherein the synthesized frequency 
bears a non-linear relationship to a reference frequency. 
As another example, U.S. Pat. No. 4,626,787 discloses a 
frequency synthesizer having N identical digital module 
stages wherein each stage generates one digit of the 
final digital frequency. 
As another example, it has been determined that the 
phase locked loop circuit is generally not useful for 
controlling frequencies in a widely varying environ- 
ment because the phase locked loop lacks the required 
circuit stability to accomplish precise frequency control 
of its output with the rapidity dictated by the very short 
use times appropriate in employment in certain systems. 
Thus, one of the limitations of the phase locked loop 
circuit is that the phase locked loop circuit, in and of 
itself, is not capable of very rapidly changing from one 
selected frequency to another. Known attempts to re- 
solve the problem of rapid flexibility for phase locked 
loop circuits, such as that described in frequency syn- 
thesizer circuit, U.S. Pat. No. 4,251,779 have required 
extremely complicated digital processing circuitry. 
However, as digital processing becomes more compli- 
cated, problems of dedication of central processing 
time, data acquisition and delay, and the probability of 
generation of data error, become significant design con- 
siderations. 
In addition to the foregoing limitations, prior art 
digital waveform synthesizers have lacked the ability to 
self correct for the impact of analog generated errors, 
such as voltage drift, or for digital generated errors, 
such as transient data or erroneous data input. 
Accordingly, there exists a general need for a digi- 
tally controlled waveform synthesizer having reduced 
dependence on analog techniques such that voltage 
data to a minimum. 
There also exists a need for a device having self-cor- 
rection features to minimize the impact of error genera- 
There also exists a need for a digital first order hold 
circuit for providing a frequency responsive representa- 
tion of a waveform over an approximation interval. 
What is further desired is a simple digitally controlled 
15 waveform synthesizer and method for permitting rapid 
response to changing frequency requirements without 
involving very complex digital processing circuitry. 
SUMMARY OF THE INVENTION 
According to the invention there is provided a digi- 
tally controlled, frequency responsive first order hold 
circuit and waveform synthesizer for digitally control- 
ling the representation of a function over an approxima- 
tion interval. 
In accordance with the operation of the invention the 
first order hold circuit and waveform generator re- 
ceives a digital-data input signal which includes initial 
condition data, up/down data, and slope data, for the 
approximation interval. The initial condition data is 
30 loaded into an up/down counter which is incremented 
using counting data at a rate determined by the value of 
the slope data and in a direction determined by the 
value of the up/down data. In order to minimize data 
acquisition delays, two frequency synthesizer circuits 
35 are provided such that one frequency synthesizer pro- 
vides counting data while the other frequency synthe- 
sizer is receiving slope data. During alternating inter- 
vals, the other frequency synthesizer circuit provides 
counting data while the alternate circuit receives slope 
40 data. In addition, long length data input signals cover- 
ing a plurality of contiguous approximation intervals 
are provided to reduce the demands on a main system 
central processing unit. 
The frequency synthesizers include phase locked 
45 loops, down counters, and associated logic circuits 
which are digitally controlled by the slope data. The 
output of each phase locked loop circuit is coupled back 
to the input of the phase locked loop circuit through a 
down counter in order to phase and frequency locks 
5 0  with a reference frequency. The circuit is particularly 
useful in high speed data processing applications and in 
one embodiment finds application as a control circuit 
for providing a control voltage through a digital to 
analog converter to a plurality of servo motors. In this 
55 embodiment, the circuit is capable of providing a wave- 
form having a frequency from zero to approximately 16 
kHz during 16 ms intervals. The circuit consists primar- 
ily of shift registers, two phase locked loop circuits, a 
local control circuit, and logic circuits. 
The invention will be understood in more detail by 
referring to the following detailed description and 
claims and to the drawings in which, 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a simplified block diagram of the invention 
showing a slope shift register, an initial condition shift 
register, dual frequency synthesizers, and an up/down 
counter. 
10 tion. 
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FIG. 2 is a more detailed blocked diagram illustrating 
the system shown in FIG. 1. 
FIG. 3 is a block diagram depicting the dual fre- 
quency synthesizers according to the invention. 
FIG. 4 is a block diagram depicting initial condition 5 
shift registers and up/down counters according to the 
invention. 
FIG. 5 is a timing diagram showing the dual fre- 
quency synthesizer gating. 
FIG. 6 is a block diagram of a control circuit used 10 
according to the invention. 
FIG. 7 is a timing diagram showing a basic 128 ms 
data receive interval having 816 ms shift intervals 
therein. 
FIG. 8 is a flow diagram showing the various steps 15 
according to the invention. 
FIG. 9 is a graphic depiction of the input data receive 
timing in accordance with the invention. 
FIG. 10 is a sequential timing diagram showing the 
data input cycle for four digital control circuits accord- 20 
ing to the invention. 
FIG. 11 is a detailed timing diagram illustrating the 
data receive cycle according to the invention. 
FIG. 12 is a detailed timing diagram illustrating the 
data shift cycle in accordance with the invention. 25 
DETAILED DESCRIPTION 
Referring now to FIG. 1, FIG. 1 shows a block dia- 
gram of four digital first order hold circuits according 
to the invention. The first order hold circuits depicted 30 
in FIG. 1 have been included in actual operation in a 
control system for providing control signals to two 
imager and two sounder servos. The imager and 
sounder servos in the preferred embodiment are used in 
a system for moving scan mirrors on a satellite which 35 
observes the earth. In this system, two servos control an 
imaging mirror and two servos control a sounder mir- 
ror. The imaging mirror is controlled by a north-south 
servo which moves the mirror in the northhouth direc- 
tion and an east-west servo which moves the mirror in 40 
an east-west direction. Likewise the sounder mirror is 
controlled by two servos, one of which moves the servo 
in a north-south direction, and another which moves the 
servo in an east-west direction. 
of the imaging and sounder mirrors to compensate for 
the fact that the surface of the earth, due to orbit, loca- 
tion, and inclination is curved and discontinuous, and 
that the mirrors are therefore scanning varying curves 
instead of a straight line. In actual operation aboard a 50 
spacecraft, it is highly undesirable to dedicate the main 
system microprocessor to controlling the operation of 
servos. Therefore the microprocessor calculates the 
proper scan curve for each mirror and sends out dis- 
crete data bits to the control circuits at 128 ms intervals. 55 
One purpose. of the digital first order hold circuit is to 
provide a circuit which accurately approximates the 
digitally known proper scan curves during these ap- 
proximation intervals. Thus, one of the problems solved 
by the digital first order hold circuits of the invention is 60 
the problem of providing a smooth yet rapid and flexi- 
ble approximation waveform between receipt of dis- 
crete input data provided from the microprocesbr. 
Shown in FIG. 1 are a plurality of hold circuits 2, 2A, 
2B and 2C. FIG. 1 depicts four first order hold circuits, 65 
one for each of the servos as previously discussed. Each 
hold circuit in this particular embodiment of the inven- 
tion can be considered to be identical and unless other- 
In actual usage, these servos correct the scan pattern 45 
. 
wise stated, the following discussion will apply with 
equal weight to either of the circuits. In actual opera- 
tion each first order hold circuit is used to provide a 
control voltage to a servo (not shown). Hold circuit 2 
provides an analog control signal from a digital to ana- 
log converer 41 to an imager north-south servo. Hold 
circuit 2A provides an analog output from digital to 
analog converter 42 to an imager east-west servo. Hold 
circuit 2B provides an analog output from digital to 
analog converter 43 to a sounder north-south servo and 
hold circuit 2C provides an analog output from digital 
to analog converter 44 to a sounder east-west servo. 
Also shown in FIG. 1 is an input data line from a micro- 
processor (not shown). The data provided from the 
microprocessor contains information which corrects for 
the nonlinear scan lines observed as the satellite scans 
the earth. 
Referring still to FIG. 1, FIG. 1 shows a control 
circuit 5 that supplies gating, load, and clock informa- 
tion to the plurality of first order hold circuits 2,2A, 2B 
and 2C. A detailed diagram of one control circuit in 
accordance with the invention is shown in FIG. 6. In- 
cluded within fust order hold circuits 2,2A, 2B and 2C 
are respective slope shift registers 10, lOA, 10B and 1OC 
and respective initial condition shift registers 12, 12A, 
12B and 12C. The shift registers receive data from the 
microprocessor and are coupled to and controlled by 
control circuit 5. Coupled to the output of the four 
slope shift registers 10, lOA, 10B and 1OC are four cor- 
responding dual frequency synthesizer circuits 4, 4A, 
4B and 4C which include two frequency synthesizers 
each. Hold circuit 2 includes frequency synthesizers 22 
and 24 which are coupled to the output of slope shift 
register 10. Hold circuit 2A includes frequency synthe- 
sizers 22A and 24A which are coupled to the output of 
slope shift register 1OA. Hold circuit 2B includes fre- 
quency synthesizers 22B and 24B which are coupled to 
the output of slope shift register 10B. Hold circuit 2C 
includes frequency synthesizers 22C and 24C which are 
coupled to the output of slope shift register 1OC. 
The output of initial condition registers 12,12A, 12B 
and 12C are coupled to corresponding up/down 
counter circuits. In hold circuit 2, initial condition shift 
register 12 has an output coupled to up/down counter 
32. In hold circuit 2A, initial condition shift register 
12A has an output coupled to up/down counter 32A. In 
hold circuit 2B, initial condition shift register 12B has an 
output coupled to up/down counter 32B. In hold circuit 
2C, initial condition shift register 12C has an output 
coupled to an input of up/down counter 32C. In each 
hold circuit, the up/down counters also have an input 
coupled to control circuit 5 and also have an input 
coupled to a corresponding dual frequency synthesizer 
circuit. Thus, in hold circuit 2, up/down counter 32 has 
an input coupled to the outputs of dual frequency syn- 
thesizers 22 and 24. Up/down counter 32A in hold 
circuit 2A has an input coupled to the outputs of dual 
frequency synthesizer circuits 22A and 24A. In hold . 
circuit 2B, up/down circuit 32B has an input coupled to 
the outputs of dual frequency synthesizer circuits 22B 
and 24B. In hold circuit 2C, dual frequency synthesizer 
circuits 22C and 24C have outputs coupled to an input 
of up/down counter 32C. 
Each of the up/down counters also has an input 
which receives a load signal from control circuit 5. 
Thus, control circuit 5 has a load signal output coupled 
to inputs to up/down counters 32,32A, 32B and 32C. 
4.829,301 
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Control circuit 5 also has control signal outputs cou- 
pled to frequency synthesizer circuits 22 and 24, 22A 
and 24A, 22B and 24B, and 22C and 24C. 
In addition, in hold circuit 2, the output of up/down 
counter 32 is coupled to D to A converter 42. In hold 
circuit 2A, the output of up/down counter 32A is cou- 
pled to D to A converter 42A. In hold circuit 2B the 
output of up/down counter 32B is coupled to D to A 
converter 42B. In hold circuit 2C, the output of up/- 
down counter 32C is coupled to D to A converter 42C. 
As previously mentioned, the output of each D to A 
converter is coupled to a corresponding servo for pro- 
viding north-south or east-west control to imaging and 
sounder mirrors. 
Refer now to FIG. 2. FIG. 2 is a more detailed 
blocked diagram of a digital control (hold) circuit in 
accordance with the invention. Shown in FIG. 2 is a 
control logic circuit 6 which has coupled to its output 
shift registers 18, 20, 29, and 50, up/down counter 60, 
dual frequency synthesizer 40, and up/down flip-flop 
90. Shift registers 18 and 20 receive input digital data 
from the microprocessor (not shown). In particular, 
shift register 18 receives initial condition data and up/- 
down data, and shift register 20 receives slope data. 
Shift register 18 may include a plurality of serially con- 
nected shift register which terminate in shift register 50. 
Shift register 20 may include a plurality of serially con- 
nected shift registers which terminate in shift register 
29. The output of shift register 18 is coupled to shift 
5 
10 
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25 
register 50. Shift register 18 initially receives 104 bits of 30 
information which provide the 12 bit initial condition 
data and the 1 bit up/down data for 8 16 ms intervals. 
Shift register 20 initially receives 64 bits of information 
which provide the 8 bit slope data for 8 16 ms intervals 
shift register 50 receives the initial condition data and 
up/down data to be next processed. Shift register 29 
receives the slop data to be next processed by the dual 
frequency synthesizers. Shift register 50 has coupled to 
its output up/down flip-flop 90 which receives the up/- 
down data, and up/down counter 60 which receives the 
initial condition data. 
Slope shift register 29 has coupled to its output dual 
frequency synthesizer circuit 40, which includes phase 
lock loop circuit 34, down connector 30, and down 
counter 35. The output of slope shift register 29 is cou- 
pled to an input to phase locked loop 34 and an input to 
down counter 30. The output of down counter 30 is 
coupled to one input of phase locked loop 34. Phase 
locked loop circuit 34 also has a digital reference fre- 
quency (F) and signals from control clock 6 coupled to 
other of its inputs. Phased locked loop circuit 34 com- 
pares the feedback F signal from down counter 30 to 
the leading edge of reference signal F. Phase locked 
loop 34 in effect performs a multiplication operation 
whereby reference frequency (F) is effectively multi- 
plied times the slop data, (N), to provide counting data 
at the rate of FXN each 16 ms interval at the output of 
the phase locked loop 34. This counting data output, 
F X N, is coupled through a counter 35 to one input of 
up/down counter 60. The output F X N is also feedback 
coupled to phase locked loop 34 through down counter 
30. Down counter 30 acts as a divider circuit to produce 
at its output a signal indicative of F, the reference fre- 
quency, as it appeared at the synthesier output. 
Referring still to FIG. 2, up/down counter 60 has 
coupled to its inputs, initial condition data from shift 
register 50, up/down data from up/down flip-flop 90, 
and slope data from dual frequency synthesizer 40. 
35 
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The initial condition data is loaded from shift register 
50 into up/down counter 60. The up/down flip-flop 90 
causes the up/down counter 60 to be incremented in a 
direction, up or down, determined by the up/down 
data. Dual frequency synthesizer 40 provides at its out- 
put counting data at a rate that is directly proportional 
to N, where N represents the slope data. Thus, in up/- 
down counter 60 the initial condition data is incre- 
mented up or down N number of times over the 16 ms 
interval, causing the initial condition to continuously 
change N times over the 16 ms interval. As the contents 
of up/down counter 60 change pursuant to receiving 
counting data, D to A converter 70, which is coupled to 
the output of up/down counter 60, experiences a corre- 
sponding continuous change in-its output voltage. Thus 
D to A converter 70 gradually changes its output over 
the entire 16 ms interval (16 ms) as counting data is 
provided to up/down counter 60, rather than changing 
abruptly at the beginning of each shift interval. D to A 
converter 70 has coupled to its output an integrator 80 
to smooth the control signal provided from the hold 
circuit to the servos as previously discussed. 
Refer now to FIG. 7 which shows a diagram depict- 
ing a basic receive interval of 128 ms which is subdi- 
vided into a plurality of 8 16 ms intervals. In actual 
operation the plurality of first order digital hold circuits 
shown in FIG. 1 and FIG. 2 would operate according 
to the sequence shown in FIG. 8. 
Referring now to FIG. 8, in the first step, a micro- 
processor outputs data every 128 ms to the data control 
circuits. The 128 ms corresponds to 8 shift intervals. 
The input data in the preferred embodiment consists of 
168 serial bits of information for processing during 8 16 
ms shift intervals. Each 16 ms shift interval uses 12 bits 
for initial condition data, 1 bit for up/down data, and 8 
bits for slope data for a total of 21 bits per 16 ms inter- 
val, or 168 bits per 128 ms receive interval. 
At the start of each 16 ms interval, the divide by 16 
counter of the frequency synthesizer and the up/down 
counters are reset by a load signal, causing data to be 
loaded into the up/down flip-flop, the up/down count- 
ers, and the divide by 16 counter. Thereafter, initial 
condition data, up/down data, and slope data are shifted 
between receiving shift registers causing the last receiv- 
ing register to contain the data to be next processed. At 
the end of eight shifting periods, the entire 168 bits of 
data have been totally processed by the digital hold 
circuit of the invention. At the end of the 128 ms receive 
interval, the microprocessor outputs another 168 bit 
digital data input to the receiving shift registers. 
Refer now to FIG. 9. FIG. 9 shows an input data 
receive cycle (i.e. addressing) for the sounder east-west 
servo control circuit. The sequential addressing for 
each servo requires a 672 ms interval as depicted in the 
top most line in FIG. 9. The sounder east-west servo is 
the last circuit to be set prior to the initiation of the 
loading and shifting cycles. Addressing for the sounder 
east-west control circuit is completed at least 7.5 ms 
prior to the first shift interval of the succeeding receive 
cycle. 
Refer now to FIG. 10. FIG. 10 shows the input cycle 
sequential addressing for the imager north-south con- 
trol circuit, imager east-west control circuit, the 
sounder north-west control circuit and the sounder 
east-west control circuit. The circuits are addressed in 
the following order. The imager north-south circuit is 
addressed first and addressing for this circuit takes ap- 
proximately 0.672 ms. The imager east-west circuit is 
4,829,301 
7 8 
addressed next and sequential addressing from the mi- In operation, the dual frequency synthesizer circuit 
croprocessor takes approximately 0.672 ms. Similarly, 40 would provide counting data to up/down counter 60 
sequential addressing for the sounder north-south cir- at a rate determined by the eight bit slope data coupled 
cuit and the sounder east-west circuit takes 0.672 ms to dual frequency synthesizer circuit 40. Thus, dual 
apiece. Sequential addressing is completed upon se- 5 frequency synthesizer circuit 40 would cause up to 255 
quential addressing of the sounder east-west circuit. bits to be provided to up/down counter 60 over a 16 ms 
The entire sequential addressing cycle takes approxi- interval in the form of a clock signal. In actual opera- 
mately 2.6 ms. tion, one frequency synthesizer in dual frequency syn- 
Refer now to FIG. 11. FIG. 11 is a blown-up view of thesizer 40 would cause counting data to be provided 
the 0.672 ms cycle which comprises the input data re- 10 for one 16 ms interval, and the other frequency synthe- 
ceive cycle (Le. sequential addressing) for each control sizer circuit would cause counting bits to be provided to 
circuit. Shown as an example in FIG. 11 is sequential up/down counter 60 for a successive 16 ms interval. 
addressing for the sounder east-west control circuit. A Thereafter, the operation of the two frequency synthe- 
clock 1 signal has four ps clock cycles. Thus, the 0.672 sizers would alternate back and forth. Accordingly, 
ms cycle would include exactly 168 clock cycles. Also 15 while one frequency synthesizer circuit is being used for 
shown in FIG. 11 are initial condition shift clock sig- data acquisition, the other frequency synthesizer circuit 
nals, shift and slope shift clock signals which are cou- is being used to provide counting bits to the up/down 
pled from the control circuit to the various shift circuits counter 60. In this way, delay of data acquisition is 
during the 0.672 ms interval. The initial condition shift virtually eliminated from the frequency synthesizer 
clock signal has a 104 clock cycle durations causing the 20 circuits. 
96 initial condition bits and 8 up/down bits to be re- Refer now to FIG. 3, which is a detailed block dia- 
ceived during the receive cycle. The slope shift clock gram of a dual frequency synthesizer 40, including fre- 
signal consists of a 64 clock cycle signal which causes quency synthesizers 22 and 24 and feedback coupled 
64 bits of slope data to be received from the micro- down counters 150 and 160. For brevity, only one paral- 
processor. Thus, at the expiration of the 0.672 ms ad- 25 lel frequency synthesizer circuit will be discussed here- 
dressing cycle, the shift clock signals have caused re- after, but it should be understood that the two fre- 
ceipt and shifting of the initial condition data, the up/- quency synthesizers circuits are substantially identical 
down data, and the slope data signals in the serial re- unless otherwise stated. As shown in FIG. 3, data is 
ceiving shift registers. received in the dual frequency synthesizer circuit at 
Refer now to FIG. 12 which depicts the shift cycle, 30 shift register 100. Also coupled to shift register 100 is 
which occurs everv 16 ms. During the initial Dortion of the shift clock signal. 
the shift cycle a reset zero detect-signal reset's the up/- 
down flip-flop load signal causes previously shifted data 
to be loaded into the up/down counters. During an 8 
clock cycle interval, the slope data is shifted forward in 
receiving slope data shift registers and during a contem- 
poraneous 13 clock cycle interval, the initial condition 
data is shifted forward in receiving initial condition data 
registers. The slope data shift occurs due to the slope 
shift clock signal that is coupled from the control circuit 
to the slope shift circuit. The initial condition is shifted 
because the initial condition shift clock signal is coupled 
from the control circuit to the initial condition shift 
register. The shift cycle shown at FIG. 12 is repeated at 
the beginning of each 16 ms interval. 
FIG. 6 is a detailed block diagram of one control 
circuit arrangement for providing the foregoing clock, 
load, reset, and CKT signals used by the invention. 
Refer again to FIG. 2. In summary, FIG. 2 shows a 
digital control circuit in accordance with one embodi- 
ment of the invention. In actual operation, an input data 
word including initial condition data, up/down data, 
and slope data would be received from a microproces- 
sor by shift register 18 and shift register 20 during an 
address cycle. Shift register 18 would serially shift ini- 
tial condition data and up/down data to shift register 50 
and shift register 20 would serially shift the slope data 
into shift register 29. Thereafter, shift register 50 would 
load the initial condition for the first 16 ms interval into 
up/down counter 60 and the up/down data through 
up/down flip-flop 90 to up/down counter 60. Shift 
register 29 would transfer data into the dual frequency 
synthesizer circuit. Up/down flip-flop 90 would cause 
up/down counter 60 to be set for incrementing in the up 
or down direction by the counting data provided from 
dual frequency synthesizer circuit 40. Up/down flip- 
flop 90 and the other flip-flops used herein are conven- 
tional dual D flip-flops. 
The output of shift register 100 is coupled to the input 
of shift register 180. Shift register 180 also has a clock 1 
signal coupled to another input. The output of shift 
35 register 180 is coupled to down counter 160. The clock 
1 signal is also coupled to flip-flop 120. Flip-flop 120 
also has the output from shift register 100 coupled to an 
input, and is also reset by a reset zero detect signal 
coupled to a reset input. The output of flip-flop 120 is 
40 used to inactivate Dhase locked ~ O O D  140 when the sloDe 
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data equals all V'k, indicating thai the initial condition 
is to remain unchanged for a 16 ms interval. The output 
of flip-flop 120 is coupled to phase locked loop circuit 
140, which has the output of down counter 160 coupled 
to another input. Also coupled to one input of phase 
locked loop circuit 140 is a reference frequency F, 
which in the-preferred embodiment is 1 kHz or 16 cy- 
cles per 16 ms interval. In actual operation phase locked 
loop circuit 140 acts as a multiplier and provides at its 
output a signal of F X N  frequency, which could be up 
to 255 X 16 steps per 16 ms interval, which corresponds 
to 255 kHz. This F x N  signal output from phase locked 
loop circuit 140 is coupled to an input of nand gate 200 
and is also coupled back to an input of down counter 
160. Down counter 160 divides the F X N  input signal 
by N. Thus, by the use of this feedback arrangement, 
phase locked loop circuit 140 attempts to lock its output 
to the value FXN. Coupled to another input of nand 
gate 200 is enable/disable signal, CKT 2. 
The configuration of the other frequency synthesizer 
circuit 24 is substantially the same as has been discussed 
for frequency synthesizer circuit 22. The output of fre- 
quency synthesizer circuit 24 is coupled to nand gate 
190 which also has coupled to its input an enable/disa- 
ble signal, CKT 1. Nand gate 190, and the other nand 
gates used herein are conventional 2 input nand gates. 
The output of nand gate 200 is coupled to the input of 
nand gate 210 which also has coupled to another input 
4,829,301 
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and output of nand gate 190. The output of nand gate an input to overflow nand gate 420. The output of over- 
210 is coupled to a down counter 220, which also has flow nand gate 420 is coupled to another input of nand 
coupled at another input a load signal. The output of gate 460. The underflow and overflow outputs from 
down counter 220 feeds the up/down counter circuit up/down counter 500 are normally “1”. 
shown in FIG. 4. Down counter 220 divides the output 5 A resethero signal is coupled to the clock input of 
of the dual frequency synthesizer circuit, FXN, by 16 flip-flop 510 and the up/down bit is coupled to the data 
to provide counting data during the 16 ms interval at a input to flip-flop 510. Flip-flop 510 is grounded at the 
rate determined by N, the slope data in the term of a preset and clear inputs. Flip-flop 510 has an “up” output 
clock signal. coupled to a nand gate 460 and a “down” output cou- 
Refer now to FIG. 5, which is an illustration of the 10 pled to nand gate 470. The output of nand gate 460 is 
dual frequency synthesizer gating scheme. As shown in coupled to an “up” input to up/down counter 480. The 
FIG. 5 the dual frequency synthesizer gating scheme output of nand gate 470 is coupled to a “down” input to 
conforms to the 128 ms receive intervals. CKT 1 signal up/down counter 480. 
operates to preset frequency synthesizer 24 during the An underflow output from up/down counter 480 is 
first 16 ms interval. CKT 2 signal operates to enable 15 coupled to an underflow input to up/down counter 490 
frequency synthesizer 22 during this first 16 ms interval. and an overflow output from up/down counter 480 is 
During the following 16 ms interval, CKT 1 signal coupled to an overflow input to up/down counter 490. 
operates to enable frequency synthesizer 24 while CKT Similarly, an underflow output from up/down counter 
2 signal operates to preset frequency synthesizer 22. 490 is coupled to an underflow input of up/down 
Clock shift data signal 1 operates to shift data to 20 counter 500 and an overflow output from up/down 
frequency synthesizer 22 at the beginning of every pre- counter 490 is coupled to an underflow input to up/- 
set 16 ms interval. Clock shift data signal 2 operates to down counter 500. The output from up/down counters 
shift data to frequency synthesizer 24 at the beginning 480,490 and 500 are coupled in parallel to D to A con- 
of every preset 16 ms interval for synthesizer 24. Thus, verter 540. D to A converter 540 continuously receives 
as shown in FIG. 5, shift data 1 will cause data to be 25 the output from up/down counters 480, 490 and 500 
shifted to frequency synthesizer circuit 22 during first, during each 16 ms interval. Any changes to digital val- 
third, fifth, etc., 16 ms intervals. Shift data signal 2 will ues in up/down counters 480, 490 and 500 are immedi- 
cause data to be shifted to frequency synthesizer circuit ately sensed by D to A converter 540 and are reflected 
24 during the second, fourth, sixth, etc., 16 ms intervals. in the analog output of D to A converter 540. The 
CKT 1 causes data to be provided from synthesizer 24 30 output of D to A converter 540 is coupled to integrator 
during an enable interval for synthesizer 24. CKT 2 520. The output of integrator 520 is coupled to servos 
causes data to be provided from synthesizer 22 during which control the scanning mirrors as previously dis- 
an enable interval for synthesizer 22. The load signal to cussed. 
counter 35, the up/down counter 60, and up/down A load signal is coupled to inputs to up/down count- 
flip-flop 90 in FIG. 2 synchronizes the processing of the 35 ers 480,490 and 500. 
counting data, up/down data, and the initial condition In actual operation the up/down counters and shift 
data at up/down counter 60. In total, as shown in FIG. registers depicted in FIG. 4 operate as follows. 
5 the shift data signal lasts for approximately 52 ps. A Initially, initial condition data comprising thirteen 
resethero detect signal is coupled to flip-flops 110 and bits (including up/down data) is shifted into shift regis- 
120 in FIG. 3 to provide a reset for D flip-flops 110 and 40 ters 430 and 440. Shift register 430 obtains 4 bits of 
120. initial condition data and 1 up/down data bit, and shift 
FIG. 6 shows a control circuit arrangement which register 440 obtains 8 bits of initial condition data. Shift 
provides the foregoing clock shift signals, CKT signals, register 430 is in actuality an 8 bit shift register but only 
and load signals. processes 5 bits in the preferred embodiment. 
In response to the load signal, the up/down bit is 
and up/down counters useful for processing the up/- loaded into flip-flop 510 and the twelve initial condition 
down data, the initial condition data, and the slope data bits are loaded into up/down counters 480,490 and 500 
so as to provide a digitally controlled input to the digital respectively. Each up/down counter receives 4 digital 
to analog converters. bits. Meanwhile, the frequency synthesizer circuits have 
Shown in FIG. 4 is shift register 430 which receives 50 coupled counting data from the down counter divider 
the initial condition data and the up/down data during through the underflow and overflow nand gates and to 
the beginning of the initial condition shift cycle. Shift nand gates 460 and 470. 
register 440 also receives initial condition data during A “1” up/down bit signifies incrementing in the 
the initial condition shift cycle. Register 430 receives down direction while a “0” up/down bit signifies incre- 
four initial condition bits and 1 up/down bit and register 55 menting in the up direction. Thus, if the up/down bit is 
440 receives 8 initial condition bits. The initial condition a “O”, flip-flop 510 provides a 1 signal from its “up” 
bits in shift register 430 are coupled to up/down output which is coupled to nand gate 460. Since nand 
counter 480 and the up/down bit to flip-flop 510. Four gate 460 is also provided counting data input from the 
initial condition bits from shift register 440 are coupled frequency synthesizers, nand gate 460 will toggle on 
to up/down counter 490 and four bits of shift register 60 and off to provide counting data input. Simultaneously, 
440 are coupled to up/down counter 500. the “down” output of 510 is “0” and is coupled to the 
An underflow output of up/down counter 500 is input of nand gate 470. Since the input of nand gate 470 
coupled back to an underflow nand gate 400. The out- from flip-flop 510 is “O”, the output of nand gate 470 
put of the dual frequency synthesizer is also coupled to remains one notwithstanding the counting data input. 
another input to underflow Nand gate 400 and to an 65 Thus, the only counting data input to up/down counter 
input to overflow nand gate 420. Underflow nand gate 480 is the counting data output from nand gate 460 
400 has an output coupled to an input of nand gate 470. which is coupled to the “up” input to up/down counter 
An overflow from up/down counter 500 is coupled to 480. Thus, it can be seen that nand gates 460 and 470 
Refer now to FIG. 4 which depicts the shift registers 45 
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will not simultaneously increment up/down counter condition data provided to the up/down counters 480, 
480, but that either one or the other nand gate will 490 and 500 at the end of the current 16 ms interval 
provide counting data to up/down counter 480 depend- would include digits representative of the value, “5” 
ing on the up/down output from shift register 430. Le., 0101 for counter 480 and all 0’s for counters 490 and 
Up/down counters 480,490 and 500 have previously 5 500. In the event that the frequency synthesizer circuits 
received up to twelve bits of initial condition data. The had not operated one hundred percent accurately, there 
counting data provided from the frequency synthesizer would be a differential between the “true” 5 value and 
circuits will be as many as 255 bits provided over a 16 the actual value residing in counters 480, 490 and 500. 
ms interval corresponding to a frequency response of However, the scope of the variation is reduced by incre- 
approximately 16 kHz. Thus, up/down counters 480, 10 menting over the shift interval as compared to incre- 
490 and 500 can be incremented a maximum of 255 menting the initial condition only once at the beginning 
times during any one 16 ms interval, in a direction (up of each shift interval. Accordingly, when the new initial 
or down) determined by the up/down data bit. condition, 0101, is loaded into up/down counter 480, D 
The operation of the up/down counters during an to A converter 540 will see a minimal voltage disconti- 
overflow and underflow situation have been provided 15 nuity. 
for by the invention to further minimize the occurrence It can also be seen that the invention is capable of 
of errors. Assume that up/down counter 480, 490 and switching very rapidly from low to high frequency 
500 include initial condition data such that only 200 new responses. For example, in the preferred embodiment 
bits can be added thereto without all the bits in up/- the frequency synthesizers may provide up to 255 
down counters 480,490 h d  500 turning to one. Assume 20 counter bits per 16 ms intervals, which corresponds to a 
further that the slope data requires that 255 counting frequency response of 16 kHz. 
bits be added to up/down counters 480, 490 and 500 It can also be seen that by varying the slope data 
over the current 16 ms interval. Under these circum- included in the input digital data, the invention is opera- 
stances, the 201st counter bit will cause up/down tive to reconstruct and approximate curved functions as 
counter 480 to overflow which would cause up/down 25 opposed to simply linear functions. That is to say, by 
counter 490 to overflow, which would cause up/down changing the slope data over successive 16 ms intervals, 
counter 500 to overflow. The resulting overflow bit the output seen by the digital to analog converter repre- 
from up/down counter 500, coupled to the overflow sents a curved function with a minimum of discontinu- 
input of overflow nand gate 420 would thereby change ity. 
from “1” to “0”. The output of the overflow nand gate 30 It can also be seen that by feeding back the output of 
420 would then lock into the “1” state since the over- the phase locked loop circuit through the down count- 
flow input would remain at “0”. Both inputs to nand ers to the input phase locked loop circuits, and by using 
gate 460, now being “l”, nand gate 460 would go to reverified initial conditions, the occurrence and impact 
zero at its output, and accordingly, no other bits would of analog and digitally generated errors is reduced. It is 
be added to up/down counter 480. Accordingly no 35 also clear that the data receive intervals, data shift inter- 
further bits would be coupled to up/down counter 480, vals, and data bit lengths can be chosen according to 
490 and 500 for the duration of the current 16 ms inter- design considerations to provided desired frequency 
Val. responsive waveform generation. In the preferred em- 
Similar action would occur in the event that up/- bodiments, the interval lengths and bits were chosen to 
down counters 480, 490 and 500 were incremented 40 provide a compromise between dedication of the main 
down to all zeros and additional counting bits were CPU, accuracy, and the waveform requirements for the 
being provided during the 16 ms to cause the up/down particular servo control application discussed. 
counters to try to increment down below all zeros. In While the system has been described in order to illus- 
the latter case a “0” underflow signal would be coupled trate the preferred embodiments, variations and modifi- 
to underflow nand gate 400 which would provide at its 45 cations to the herein described system within the scope 
output a constant “1” signal to nand gate 480. Since the of the invention, would undoubtedly suggest them- 
down input to nand gate 470 would be “1” in an incre- selves to those skilled in the art. 
ment down mode and the counting input would remain Accordingly, the foregoing description should be 
at “1” because of underflow, the down input to up/- taken merely as illustrative and the invention should be 
down counter 480 would be “0” for the remainder of 50 limited only in accordance with the accompanying 
the 16 ms interval. claims. 
Additional error reduction features of the invention We claim: 
can be appreciated by reference to an additional illustra- 1. A method for performing digitally controlled first 
tion of the operation of up/down counters 480,490 and order approximation of an analog signal during an inter- 
500. Assume that a “zero” initial condition value is 55 val, said analog signal having an initial condition at the 
loaded by shift registers 430 and 440 into up/down beginning of said interval and an end condition at the 
counters 480, 490 and 500. Assume also that counting end of said interval, said method comprising the steps 
data from dual frequency synthesizers caused a value of of: 
“5” to be incremented into up/down counters 480, 490 receiving input digital data representative of said 
and 500 over the 16 ms interval. Thus, the initial condi- 60 analog signal at the beginning of said interval, said 
tion appearing in up/down counters 480,490 and 500 at input digital data comprising initial condition data, 
the end of the current 16 ms interval would be a 0101 in slope data and up/down data; and 
counter 480. The 5 counting data provided to up/down incrementing said initial condition data during said 
counter 480 would be provided to up/down counter interval at a rate determined by said slope data and 
480 at equal intervals during the 16 ms interval. in a direction determined by said up/down data to 
The central microprocessor which provides the ini- generate an approximation of said end condition. 
tial input data is configured to have calculated that the 2. A method for digitally synthesizing a waveform 
resulting value should have been 5. Thus, the next initial 
65 
comprising the steps of: 
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receiving input digital data representative of said 
waveform at the beginning of an interval, said 
input digital data comprising initial condition data, 
slope data, and up/down data; 
processing said slope data to generate counting data 
during said interval at a rate determined by said 
slope data; and 
incrementing said initial condition data with said 
counting data at a rate determined by said slope 
data and in a direction determined by said up/- 
down data, to synthesize a digital waveform during 
said interval. 
3. The method according to claim 2 wherein said 
input digital data is representative of a plurality of con- 
tiguous intervals. 
4. A method for digitally synthesizing a waveform 
comprising the steps of: 
receiving digital frequency control data in a first 
frequency control circuit during first intervals and 
in a second frequency control circuit during alter- 
nating second intervals; 
processing said frequency control data in said first 
circuit during said second intervals to generate 
counting data at fust rates determined by said fre- 
quency control data for said first intervals; 
processing said frequency control data in said second 
circuit during said first intervals to generate count- 
ing data at second rates determined by said fre- 
quency control data for said second intervals; and 
incrementing initial condition data with said counting 
data at said first rates during said second intervals 
and incrementing said initial condition data with 
said counting data at said second rates during said 
first intervals to digitally synthesize said wave- 
form. 
5. A control circuit for digitally synthesizing a wave- 
first means for receiving input digital data, said input 
digital data comprising initial condition data, slope 
data, and up/down data; 
second means coupled to said first means for process- 
ing said slope data to generate counting data at a 
rate determined by said slope data, 
third means coupled to said first and second means 
for incrementing said initial condition data with 
said counting data at a rate determined by said 
form comprising: 
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slope data and in a direction determined by said 
up/down data; and 
means coupled to said first, second and third means 
for providing control signals to synchronize re- 
ceiving, processing, and incrementing of said data. 
6. The digital control circuit according to claim 5 
wherein said second means comprise first and second 
digitally controlled phase locked loop circuits for re- 
ceiving slope data during alternating first and second 
intervals respectively; and 
said first circuit generating said counting data during 
said second intervals at a rate determined by slope 
data received during said first intervals and said 
second circuit generating said counting data during 
said first intervals at a rate determined by slope 
data received during said second intervals. 
7. The digital control circuit according to claim 5 
wherein said third means comprises a plurality of up/- 
down counters. 
8. The digital control circuit according to claim 5 
wherein said first means comprises a plurality of shift 
registers. 
9. The digital control circuit of claim 6 wherein each 
phase locked loop circuit has coupled to its input said 
slope data, a reference frequency signal, and feedback 
data representative of the value of said reference fre- 
quency at the output of said phase locked loop circuit. 
10. A circuit for providing digitally controlled first 
order approximation of an analog signal during an inter- 
val, 
said analog signal having an initial condition at the 
beginning of said interval and an end condition at 
the end of said interval, said circuit comprising: 
means for receiving input digital data at the beginning 
of said interval, said input data comprising initial 
condition data, slope data, and up/down data; and 
means coupled to said receiving means for increment- 
ing said initial condition data during said interval at 
a rate determined by said slope data and in a direc- 
tion determined by said up/down data to generate 
said end condition. 
11. The control circuit according to claim 10 further 
comprising means for temporarily stopping increment- 
ing said initial condition data down when a predeter- 
mined first value is reached and means for temporarily 
stopping incrementing said initial condition data up 
when a predetermined second value is reached. * * * * *  
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